IN THE CLAIMS

This listing of claims will replace all prior versions and listings of claims in the application.

1. (Currently Amended) A method for supporting input/output for a virtual machine, <u>the method</u> comprising[[,]]:

executing virtual machine application instructions <u>of a virtual machine application</u> ~~, wherein the application instructions are executed~~ <u>by</u> using micro architecture code of a processor architecture~~, the micro architecture code configured to feed pipelines of the processor architecture hardware, wherein the micro architecture code includes an instruction interpreter to execute the virtual machine application instructions~~;

receiving an I/O access from the virtual machine application <u>at a monitor supporting the virtual machine application</u>;

upon receiving the I/O access, generating an exception;

performing the I/O access by using a host operating system <u>configured to support the monitor</u>;

updating state data for the virtual machine application <u>at the monitor</u> in accordance with the I/O access; and

resuming execution of the virtual machine application <u>from the exception</u>.

2. (Currently Amended) The method of claim 1, wherein the micro architecture code comprises an instruction interpreter is further configured to that functions with an instruction translator to translate target instructions into host very long instruction word (VLIW) instructions to execute the virtual machine application instructions.

3. (Currently Amended) The method of claim 1, wherein the micro architecture code includes comprises an instruction translator to execute the virtual machine application instructions.

4. (Currently Amended) The method of claim 1, further comprising[[:]] executing [[a]] the monitor to implement the I/O access from the virtual machine application, wherein the monitor is configured to handle the exception caused by the I/O access.

5. (Currently Amended) The method of claim 4, further comprising[[:]] entering a single step mode, wherein the single step mode causes the monitor single step[[s]] through the virtual machine application instructions to handle the exception.

6. (Currently Amended) The method of claim 4, further comprising[[:]] using the monitor to maintain at least one virtual device to implement the I/O access from the virtual machine application.

7. (Currently Amended) The method of claim 6, further comprising:

using the host operating system to access a real device in response to an access to the at least one virtual device; and

updating the state data for the virtual machine application in accordance with I/O data retrieved from the real device.

8. (Currently Amended) The method of claim 1, wherein the virtual machine application instructions comprise target instructions, and the micro architecture code comprises host instructions.

9. (Currently Amended) The method of claim 8, wherein the target instructions [[are]] comprise x86 instructions, and the host instructions [[are]] comprise VLIW instructions.

10. (Currently Amended) The method of claim 8, wherein the virtual machine [[is]] comprises an x86 compatible virtual machine.

11. (Currently Amended) A system for supporting input/output for a virtual machine, the system comprising,:

a processor architecture including micro architecture code configured to execute natively on a CPU hardware unit of the processor architecture; and

a memory coupled to the processor architecture, the memory storing virtual machine application instructions of a virtual machine application, wherein the virtual

machine application instructions are ~~executed~~ <u>for execution</u> using the micro architecture

~~code, the micro architecture code configured to feed pipelines of the CPU hardware~~

~~unit, wherein the micro architecture code includes an instruction interpreter to execute~~

~~the virtual machine application instructions, the micro architecture code~~ causing <u>to</u>

<u>cause</u> the ~~processor architecture~~ <u>system</u> to implement a method comprising:

      receiving an I/O access from the virtual machine application <u>at a monitor</u>

<u>supporting the virtual machine application</u>;

      upon receiving the I/O access, generating an exception;

      performing the I/O access by using a host operating system <u>configured to</u>

<u>execute on the processor architecture and to support</u> the monitor; <u>and</u>

      updating state data for the virtual machine application <u>at the monitor</u> in

accordance with the I/O access; and

      resuming execution of the virtual machine application <u>from the exception</u>.

      12. (Currently Amended) The system of claim 11, wherein the <u>micro</u>

<u>architecture code comprises an</u> instruction interpreter ~~is further~~ configured to function

with an instruction translator to translate target instructions into host VLIW instructions

to execute the virtual machine application instructions.

      13. (Currently Amended) The system of claim 11, wherein the micro

architecture code ~~includes~~ <u>comprises</u> an instruction translator to execute the virtual

machine application instructions.

14. (Currently Amended) The system of claim 11, wherein the method further compris[[ing:]]es executing [[a]] the monitor to implement the I/O access from the virtual machine application, wherein the monitor is configured to handle the exception caused by the I/O access.

15. (Currently Amended) The system of claim 14, wherein the method further compris[[ing:]]es entering a single step mode, wherein which causes the monitor single step[[s]] through the virtual machine application instructions to handle the exception.

16. (Currently Amended) The system of claim 14, wherein the method further compris[[ing:]]es using the monitor to maintain at least one virtual device to implement the I/O access from the virtual machine application.

17. (Currently Amended) The system of claim 16, wherein the method further compris[[ing]]es:

using the host operating system to access a real device in response to an access to the virtual device; and

updating the state data for the virtual machine application in accordance with I/O data retrieved from the real device.

18. (Currently Amended) The system of claim 11, wherein the virtual machine application instructions comprise target instructions, and the micro architecture code comprises host instructions.

19. (Currently Amended) The system of claim 18, wherein the target instructions [[are]] comprise x86 instructions, and the host instructions [[are]] comprise VLIW instructions.

20. (Currently Amended) The system of claim 18, wherein the virtual machine [[is]] comprises an x86 compatible virtual machine.

21. (Currently Amended) A computer readable storage media for implementing support for an input/output process for a virtual machine, the storage media storing computer readable code which when executed by a processor causes the processor to implement a method comprising:

executing virtual machine application instructions of a virtual machine application, wherein the application instructions are executed by using micro architecture code of a processor architecture, the micro architecture code configured to feed pipelines of the processor architecture hardware, wherein the micro architecture code includes an instruction interpreter to execute the virtual machine application instructions;

receiving an I/O access from the virtual machine application at a monitor supporting the virtual machine application;

upon receiving the I/O access, generating an exception;

performing the I/O access by using a host operating system <u>configured to</u>
<u>execute on the processor architecture and to support the monitor</u>;

updating state data for the virtual machine application <u>at the monitor</u> in
accordance with the I/O access; and

resuming execution of the virtual machine application <u>from the exception</u>.

22. (Currently Amended) The computer readable storage media of claim 21,
wherein the <u>micro architecture code comprises an</u> instruction interpreter <s>is further</s>
configured to function with an instruction translator to translate target instructions into
host VLIW instructions to execute the virtual machine application instructions.

23. (Currently Amended) The computer readable storage media of claim 21,
wherein the micro architecture code <s>includes</s> <u>comprises</u> an instruction translator to
execute the virtual machine application instructions.

24. (Currently Amended) The computer readable storage media of claim 21,
<u>wherein the method</u> further compris[[ing:]]<u>es</u> executing [[a]] <u>the</u> monitor to implement the
I/O access from the virtual machine application, <u>and</u> wherein the monitor is configured
to handle the exception caused by the I/O access.

25. (Currently Amended) The computer readable storage media of claim 24, wherein the method further compris[[ing:]]es entering a single step mode, wherein which causes the monitor single step[[s]] through the virtual machine application instructions to handle the exception.

26. (Currently Amended) The computer readable storage media of claim 24, wherein the method further compris[[ing:]]es using the monitor to maintain at least one virtual device to implement the I/O access from the virtual machine application.

27. (Currently Amended) The computer readable storage media of claim 26, wherein the method further compris[[ing]]es:

using the host operating system to access a real device in response to an access to the virtual device; and

updating the state data for the virtual machine application in accordance with I/O data retrieved from the real device.

28. (Currently Amended) The computer readable storage media of claim 21, wherein the virtual machine application instructions comprise target instructions, and the micro architecture code comprises host instructions.

29. (Currently Amended) The computer readable storage media of claim 28, wherein the target instructions [[are]] comprise x86 instructions, and the host instructions [[are]] comprise VLIW instructions.

30. (Currently Amended) The computer readable storage media of claim 28, wherein the virtual machine [[is]] comprises an x86 compatible virtual machine.

31. (cancelled)

32. (cancelled)